The recent progress in the physical realization of quantum computers (the first publicly available ones-IBM's QX architectures-have been launched in 2017) has motivated research on automatic methods that aid users in running quantum circuits on them. Here, certain physical constraints given by the architectures which restrict the allowed interactions of the involved qubits have to be satisfied. Thus far, this has been addressed by inserting SWAP and H operations. However, it remains unknown whether existing methods add a minimum number of SWAP and H operations or, if not, how far they are away from that minimum-an N P-complete problem. In this work, we address this by formulating the mapping task as a symbolic optimization problem that is solved using reasoning engines like Boolean satisfiability solvers. By this, we do not only provide a method that maps quantum circuits to IBM's QX architectures with a minimal number of SWAP and H operations, but also show by experimental evaluation that the number of operations added by IBM's heuristic solution exceeds the lower bound by more than 100% on average. An implementation of the proposed methodology is publicly available at http://iic.jku.at/eda/research/ibm_qx_mapping.
into elementary operations which are supported by the given architecture. While for decomposing arbitrary quantum functionality to a sequence of elementary operations many solutions already exist (by specifying the decomposition manually [4] or using automated approaches as described in [1, 14] ), further constraints need to be addressed.
In fact, logical qubits used in the originally given quantum circuit description cannot arbitrarily be mapped to physical qubits used in the QX architectures, but have to satisfy certain constraints defined by a coupling map. This can be accomplished by adding SWAP and H operations-increasing the size of the circuit and, by this, harming the fidelity of the execution. Accordingly, this raises the question of how to derive a proper mapping of logical qubits to physical qubits while, at the same time, minimizing the number of added SWAP and H operations-an N P-complete problem as recently proven in [2] . In the recent past, several solutions for this have been proposed [12, 13, 18, 22, 23] . Moreover, even competitions seeking the best possible solution for this problem have been conducted in order to further trigger development in this area (see [11] ).
However, none of the methods presented thus far solves this problem in an exact, i.e., a minimal, fashion. Instead, heuristics are applied. While this is a reasonable strategy for an N P-complete problem, it leads to a significant uncertainty about the quality of the developments outlined above: Even if significant progress can be observed, it still remains completely unclear how far the proposed heuristics are from the optimum and, hence, how good the proposed methods really are? Because of this, exact methods that can generate minimal (or at least close-to-minimal) results are essential for a substantial evaluation of the current state of the art-even if the optimum can only be generated for small instances.
In this work, we are proposing such solutions. To this end, we consider all possible applications of the SWAP and H operations that may influence the realization of an originally given circuit on a QX architecture-a computationally very expensive task. In order to cope with this complexity, we propose to utilize powerful reasoning engines such as solvers for Boolean satisfiability that can cope with large search spaces. Besides that, additional performance optimizations are proposed that may lead to solutions which are not guaranteed to be minimal anymore, but can significantly speed up the solving time while still generating at least close-to-minimal solutions. This is confirmed by experimental evaluations, which additionally show that IBM's heuristic mapping solution exceeds the lower bound by more than 100% on average.
BACKGROUND
To keep this paper self contained, we briefly review quantum circuits as well as IBM's QX architectures in this section.
Quantum Circuits
Quantum circuits are a frequently used description means for quantum computations. Here, the logical qubits are represented by vertical circuit lines, while quantum gates describe (from left to right) the order in which quantum operations (whose functionality is described by unitary matrices) are applied to the qubits. Common operations that act on a single qubit are X , H , and T , which negate the state of a qubit, set it into superposition, or apply a phase shift, respectively. 1 In a quantum circuit diagram, these operations are denoted by square boxes labeled with a corresponding identifier.
(b) Without single qubit gates Figure 1 : Quantum circuit to be mapped Besides operations working on a single qubit, there also exist operations acting on multiple ones. A subset of such operations are controlled operations. Here, a single qubit operation is applied to the target qubit if all controlling qubits are in the basis state |1 . One commonly used representative is the CNOT gate, where a single control qubit determines whether the state of the target qubit is inverted or not. The CNOT gate plays an important role in quantum computations, since it-together with single qubit operationsprovides a universal set for quantum computing, i.e., any quantum computation can be decomposed into a sequence of CNOT and single qubit gates.
In the remainder of this work, we are using the following notation for quantum circuits: 
IBM QX Architectures
IBM's QX architectures have been made publicly available through cloud access in 2017 to allow conducting quantum computations on real devices. The IBM QX architectures provide the universal single qubit gate U (θ, ϕ, λ) = R z (ϕ)R y (θ )R z (λ) that is composed of two rotations around the z-axis and a rotation around the y-axis. Since the U gate is universal, any single qubit operation can be conducted by specifying the parameters θ , ϕ, λ. By additionally supporting CNOT gates, IBM QX architectures allow for universal quantum computing (even though still limited in the number of qubits and gate fidelity).
To run quantum circuits on IBM's QX architectures, the respective logical qubits have to be mapped to physical ones and gates have to be decomposed into a sequence of U and CNOT gates. In this work, we assume that the decomposition step has already been conducted (by specifying the decomposition manually [4] or using automated approaches as described in [1, 14] To satisfy the CNOT-constraints, one has to map the n logical qubits q 1 , q 2 , . . . , q n of the circuit to the m ≥ n physical qubits p 1 , p 2 , . . . , p m of the considered quantum device such that all constraints given by the corresponding coupling map are satisfied. Unfortunately, it is usually not possible to find a mapping such that the constraints are satisfied throughout the whole circuit. More precisely, the following problems may occur:
• A CNOT gate CNOT k (q c , q t ) shall be applied while q c and q t are mapped to physical qubits p i and p j , respectively, and
shall be applied while q c and q t are mapped to physical qubits p i and p j , respectively, and
To overcome these problems, one strategy is to insert additional gates into the circuit to be mapped. More precisely, to overcome the first issue, one can insert SWAP operations into the circuit that exchange the state of two physical qubits and, by this, move around the logical ones (a strategy which also has been applied to make quantum circuits nearest neighbor-compliant [21] ).
Example 3. Fig. 3 The second issue may also be solved by inserting SWAP operations. However, it is cheaper (fewer overhead is generated) to insert four Hadamard operations (labeled by H ) as they switch the direction of the CNOT gate (i.e., to change the target and the control qubit). This can also be observed in Fig. 3 , where H gates switch the direction of the middle CNOT in order to satisfy all CNOT-constraints given by the coupling map.
As cost metric, we utilize the number of operations, since each operation introduces an error with a certain probability. Therefore, inserting a SWAP operation increases the cost by 7 (cf. Fig. 3 ), whereas switching the direction of a CNOT gate increases the cost by 4 (since 4 H gates are added). Obviously, the general objective is to keep the overall cost as low as possible to keep the overall fidelity as high as possible.
Recently, first solutions have been proposed which derive a proper mapping of logical qubits to physical qubits while, at the same time, satisfying the CNOT constraints (see, e.g., [12, 13, 18, 22, 23] ). However, as discussed in Section 1, it remains unknown how well they address the general objective reviewed in the previous section (i.e., how well they keep the costs caused by adding SWAP and H operations as small as possible). In this section, we describe how to determine a minimal solution for this problem. To this end, we first describe the main idea of tackling the underlying complexity of the problem and, afterwards, introduce a symbolic formulation describing the problem in terms of a Boolean function. This is eventually used to solve the problem by applying powerful and efficient reasoning engines.
Main Idea for Tackling the Complexity
In this work, we aim for determining minimal or at least close-to-minimal solutions for mapping quantum circuits to IBM QX architectures. 2 To this end, we cannot heuristically or incompletely consider the search space but have to consider all possible applications of the SWAP and H operations that may influence the realization of an originally given circuit on a QX architecture. Obviously, this results in a computationally very expensive task (N P-complete as recently proven in [2] ). In order to cope with this complexity, we propose to utilize powerful reasoning engines such as solvers for Boolean satisfiability that can deal with large search spaces. These solvers address the satisfiability problem defined as follows:
Definition 3. The satisfiability problem determines an assignment to the variables of a Boolean function Φ : {0, 1} n → {0, 1} such that Φ evaluates to 1 or proves that no such assignment exists. In an extended interpretation, additionally an objective function F defined by
In this case, an assignment is to be determined which does not only satisfy Φ but, at the same time, minimizes F .
, and x 3 = 1 is a satisfying assignment solving the SAT problem. Additionally, let F = x 1 + x 2 + x 3 . Then, x 1 = 0, x 2 = 0, and x 3 = 0 is a solution which does not only satisfies Φ but also minimizes F .
In the past, very efficient reasoning engines for the satisfiability problem have been proposed (see, e.g., [5, 19] ). Instead of simply traversing the complete space of assignments, intelligent decision heuristics, powerful learning schemes, and efficient implication methods are applied and, by this, instances composed of numerous variables and constraints-defining huge search spaces-can be solved efficiently. In this work, we are utilizing this reasoning power to consider the whole search space and, by this, to tackle the complexity. To this end, however, a symbolic formulation is required which completely describes the problem and is provided in terms of a Boolean function (so that it can be used by those reasoning engines).
Symbolic Formulation of the Problem
In the following, a symbolic formulation of the considered problemmapping quantum circuits to IBM QX architectures using SWAP and H operations-is proposed. To this end, variables are defined which describe all possible applications of the SWAP and H operations. More precisely, those operations basically affect how logical qubits from an originally given quantum circuit are mapped to the physical qubits of an IBM QX architecture. The mapping might be changed before each gate. Since only CNOT gates may cause violations of CNOT constraints, we ignore single qubit gates when formulating the mapping problem. 3 This leads to the following symbolic formulation: Fig. 1b) . Then, Fig. 4 Passing this symbolic formulation to a reasoning engine would yield arbitrary assignments that most likely encode impossible/useless mappings (e.g., mapping several logical qubits to the same physical one). Hence, we have to restrict the assignment of variables so that only valid solutions are obtained. To this end, we have to ensure that:
(1) A well-defined mapping between logical and physical qubits is conducted (i.e., each logical qubit is uniquely assigned to exactly one physical qubit and vice versa). This is ensured by
(2) All gates only act on physical qubits that have a corresponding entry in the coupling map of the considered architecture or an entry where control and target qubit are switched. 4 This is ensured by
Adding these restrictions and passing the resulting symbolic formulation to a reasoning engine eventually yields a valid solution. Moreover, the resulting formulation covers the entire search space in a symbolic fashion. Having this, all that is left is a proper description of the costs of the respectively chosen mapping. As reviewed in Section 2.2, these costs accumulate from (1) the costs for changing the mapping of the logical qubits to the physical ones throughout the circuit (by inserting SWAP operations) and (2) the costs for switching the control and the target qubit for CNOT gates (by inserting H operations). The former one (changes on the mapping) may be applied before each CNOT gate (except the first one, which defines the initial mapping and, hence, can be set arbitrarily Fig. 1a anyway); the latter one (switching the control/target qubits) may happen in each gate. To properly describe this within the symbolic formulation, we further introduce the following variables: Using these variables, we can describe what permutation π ∈ Π is applied to the states of the physical qubits of the circuit lines before each gate д k ∈ G by introducing
In fact, this ensures that y k π is set to 1 iff the assignment of the variables x k −1 i j and x k i j indeed describe a change of the mapping defined by π . 5 Similarly, we can describe for each CNOT gate д k whether the direction of the control and target qubits are switched by introducing
In fact, this ensures that z k is set to 1 iff, for gate д k , the control qubit is set to position j and the target qubit is set to position i although, according to the coupling map, it has to be vice versa (i.e., control and target qubits are switched). Satisfying all of the constraints introduced above yields a valid mapping of the originally given circuit to the desired architecture while, at the same time, the costs are determined by
5 If n < m − 1, π cannot be determined uniquely. Then, a left-handed implication is required instead of an equivalence in Eq. (3)-in conjunction with a constraint that only one variable y k π is assigned to 1. For sake of clarity of Eq. (3), we assume that n = m.
Figure 5: Resulting circuit (with minimal SWAP/H costs)
Here, swaps(π ) defines the number of SWAP operations needed to realize the permutation π . This has to be determined for each permutation π ∈ Π-a process, which needs to be conducted only once and can be done, e.g., by using an exhaustive search for the architectures considered in this work. By this, whenever the reasoning engine chooses a mapping which eventually creates a permutation π before gate д k , Eq. (3) sets y k π = 1 and, hence, adds the corresponding costs (7 gates for each SWAP operation; cf. Section 2) to the overall costs F . Similarly, whenever the reasoning engine chooses a mapping which requires switching the direction of a CNOT gate д k , Eq. (4) sets z k = 1 and, hence, adds the corresponding costs (4 H operations; cf. Section 2) to the overall costs F .
Minimizing the Cost
Passing the eventually resulting symbolic formulation to a reasoning engine allows to determine a valid mapping together with the associated cost (i.e., the number of additionally required elementary operations). Since we are also interested in the minimum costs, the cost function F needs to be further restricted. One direct solution could be to simply set F to a fixed value and approach towards the minimum, e.g., by applying a binary search. However, since many reasoning engines additionally allow to consider an objective function (cf. Def. 3), the most efficient way is to simply add the objective min : F to the resulting instance-enforcing the reasoning engine not only to determine a satisfying assignment (representing a valid mapping) but, at the same time, also to minimize F . Fig. 4 together with all constraints and the objective function to a reasoning engine, eventually yields a mapping (and a corresponding addition of SWAP and H operations) as shown in Fig. 5 . This circuit provides a realization of the originally given circuit from Fig. 1a which is applicable for the IBM QX architecture specified by the coupling map shown in Fig. 2 and, at the same time, yields minimum costs caused by additionally required SWAP and H operations (F = 4).
Example 7. Passing the symbolic formulation sketched in

PERFORMANCE IMPROVEMENTS
Determining minimal solutions obviously is the desired way to go. However, even with powerful reasoning engines, we cannot always escape the N P-complete complexity of the problem. In this regard, the methodology proposed in the previous section allows for several performance improvements. In fact, the reasoning engine only needs to determine a "minimal" assignment for the x k i j -variables (the variables y k π and z k can be ignored, since they are only used for formulating the costs and their assignments can directly be deduced from the x k i j -variables). For a quantum circuit composed of n logical qubits and |G | CNOT gates to an architecture with m physical qubits, this leads to a total of n · m · |G | variables to be assigned and, hence, an overall search space of 2 n ·m ·|G | which can easily be restricted by adding further constraints to the x k i j -variables. While this may lead to solutions which are not guaranteed to be minimal anymore, it can significantly speed up the solving time while, at the same time, remaining very close-to-minimal (as also confirmed by experimental evaluations summarized in Section 5). This section shows possible improvements in this regard.
Considering Subsets of Physical Qubits
A scenario frequently occurs where the number n of logical qubits of a given quantum circuit to be mapped is smaller than the number m of physical qubits provided by the architecture (i.e., where n < m). Then, obviously, not all physical qubits are required. In fact, this allows to consider only a subset of n physical qubits while ignoring the remaining m − n ones. Since the number of physical qubits to consider contributes to the search space in an exponential fashion, restricting this number yields substantial simplifications. In order to remain as close as possible to the minimal solution, one can try out all The search space can be reduced further by checking whether some of the physical qubits in a subset are isolated from others (this can be done in O(n) time). If so, the instance for this subset does not have to be be passed to the reasoning engine as no solution can be found anyway.
Example 9. Assume that the circuit over four qubits considered thus far shall be mapped to the IBM QX4 architecture shown in Fig. 2 
Restricting the Possible Permutations
Thus far, we allowed permutations π ∈ Π of the mapping before each gate (except the first one where an arbitrary initialization can be chosen). While this guarantees minimality (since all possible solutions are considered), this substantially contributes to the complexity. In many cases, however, valid and cheap mappings are still possible if permutations of mappings are allowed not before all gates д ∈ G, but only before a subset G ⊆ G \ {д 1 } of them. With |G | being significantly smaller than G, this reduces the overall search space to 2 n ·m ·(|G |+1) . While applying this idea, G can be chosen arbitrarily. A smaller G leads to a larger performance improvement, but also a more restricted instance (yielding solutions that might be far from minimal or even instances for which no valid mapping can be determined anymore). In this work, the following strategies for defining G are considered: 6 • Disjoint qubits, which exploits the fact that gates acting on disjoint sets of qubits can always be mapped in a way that no intermediate permutations are required. 7 To this end, the quantum circuit is clustered into sequences of gates acting on disjoint sets of qubits and permutations are only allowed before each of those sequences.
• Odd gates, which allows permutations only before gates with an odd index (except for д 1 ). Here, it is still guaranteed that a valid mapping can be determined since either (1) the gates operate on the disjoint sets of qubits as discussed above, (2) the gates share both qubits, or (3) the gates share one qubit (and there exists at least one qubit that can interact with two other qubits).
• Qubit triangle, which exploits the structure of architectures whose coupling map forms "triangles" of physical qubits as in case of, e.g., p 1 , p 2 , and p 3 in Fig. 2 . Here, we can cluster the circuit into sequences of gates where each sequence acts on at most three qubits. Then, each such sequence of gates can be mapped to a triangle as described above and permutations are only required before each of those sequences.
Example 10. Consider the quantum circuit shown in Fig. 1b . Applying the strategies proposed above yields the following subsets G :
• Disjoint qubits: 
EXPERIMENTAL RESULTS
The proposed method for mapping a quantum circuit to the IBM QX architectures using the minimal number of SWAP and H operations has been implemented in C++ (the implementation is publicly available at http://iic.jku.at/eda/research/ibm_qx_mapping). As reasoning engine, the Z3 solver [5] has been utilized. Afterwards, we conducted extensive evaluations using quantum circuits (also considered in previous work and taken from [4, 20] ) to be mapped to the IBM QX4 architecture [10] . All evaluations have been conducted on an Intel Core i7-3930K machine with 4 GHz and 64 GB of main memory running Ubuntu 18.04.
The left part of Table 1 thereby provides a selection of the results obtained by a first series of evaluations-aiming for evaluating the effect of the performance improvements discussed in Section 4. More precisely, the first three columns describe the name of the considered quantum circuit, the number of logical qubits n, and the original cost of the circuit (i.e., the number of single qubit gates plus the number of CNOT gates before mapping). In the remaining columns, we list the cost c (i.e., the number of gates) of the obtained circuit and the runtime t (in CPU seconds) required by Z3 when applying the method guaranteeing minimality discussed in Section 3 as well as the adapted methods additionally incorporating the performance improvements discussed in Section 4. For the adapted versions, we additionally list the difference to the minimum (i.e., Δ min ) in parenthesis. Moreover, for each strategy that limits the number of permutations, we additionally list in columns denoted |G | how many permutations are allowed.
As can be seen by these results, determining a mapping with the minimum number of SWAP and H gates is quite expensiveonly solutions for instances with rather few CNOT gates can be determined (which is not surprising since the underlying problem performance by restricting the search space while still guaranteeing close-to-minimal solutions. By this, we do not only provide a method that maps quantum circuits to IBM's QX architectures with a minimal number of SWAP and H operations, but also show by experimental evaluation that the number of operations added by IBM's heuristic solution exceeds the lower bound by more than 100% on average. An implementation of the proposed methodology is publicly available at http://iic.jku.at/eda/research/ibm_qx_mapping.
